High-Speed FPGA Implementation for DWT of Lifting Scheme
High-Speed FPGA Implementation for DWT of Lifting Scheme
Price : 14000
High-Speed FPGA Implementation for DWT of Lifting Scheme
Price : 14000
High-Speed FPGA Implementation for DWT of Lifting Scheme
Abstract
A new approach for Discrete Wavelet Transform (DWT) has been proposed recently under the name of lifting scheme. This scheme presents many advantages over the convolution-based approach. In this paper, a high speed 9/7 lifting DWT algorithm which is implementation on FPGA with multi-stage pipelining structure and rational 9/7 coefficients is presented. Compared with the architecture without multi-stage pipeline, the proposed architecture has higher operating frequency, the design raises operating frequency around 3 times more fast, at the expense of about 40% more hardware area. The hardware architecture is suitable for high speed implementation.