whatsapp

whatsApp

Have any Questions? Enquiry here!
☎ +91-9972364704 LOGIN BLOG
× Home Careers Contact

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications

Price : 13000

Connect us with WhatsApp Whatsapp

Course Duration
Approx 10

Course Price
₹ 13000

Course Level
Beginner

Course Content

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications

Abstract

Parallel matrix processing is a typical operation in many systems, and in particular matrix-vector multiplication (MVM) is one of the most common operations in the modern digital signal processing and digital communication systems. This paper proposes a fault-tolerant design for integer parallel MVMs. The scheme combines ideas from error correction codes with the self-checking capability of MVM. Field-programmable gate array evaluation shows that the proposed scheme can significantly reduce the overheads compared to the protection of each MVM on its own. Therefore, the proposed technique can be used to reduce the cost of providing fault tolerance in practical implementations.

Watch free demo